added the latest OPA855 kicad files

This commit is contained in:
Abhinav Chinnusamy 2023-04-16 00:12:07 +05:30
parent 546ec3dd4d
commit b83ca31fd5
37 changed files with 12632 additions and 92887 deletions

View File

@ -0,0 +1,113 @@
Version 4
SHEET 1 880 700
WIRE -736 -192 -864 -192
WIRE -368 -192 -480 -192
WIRE -304 -192 -368 -192
WIRE -224 -192 -304 -192
WIRE -368 -176 -368 -192
WIRE -304 -176 -304 -192
WIRE -864 -144 -864 -192
WIRE -368 -80 -368 -112
WIRE -304 -80 -304 -112
WIRE -608 -64 -608 -96
WIRE -864 -32 -864 -64
WIRE -560 160 -800 160
WIRE -448 160 -480 160
WIRE -416 160 -448 160
WIRE -192 160 -336 160
WIRE -448 256 -448 160
WIRE -352 256 -448 256
WIRE -192 256 -192 160
WIRE -192 256 -224 256
WIRE -144 256 -192 256
WIRE -32 256 -64 256
WIRE -800 288 -800 160
WIRE -768 288 -800 288
WIRE -528 288 -688 288
WIRE -352 288 -528 288
WIRE -32 304 -32 256
WIRE -1104 368 -1104 240
WIRE -528 368 -528 288
WIRE -1360 384 -1360 256
WIRE -288 400 -288 352
WIRE -288 400 -368 400
WIRE -1104 464 -1104 448
WIRE -1088 464 -1104 464
WIRE -1360 480 -1360 464
WIRE -1344 480 -1360 480
WIRE -1104 480 -1104 464
WIRE -256 480 -256 352
WIRE -1360 496 -1360 480
WIRE -1104 592 -1104 560
WIRE -1360 608 -1360 576
FLAG -256 480 0
FLAG -864 -32 0
FLAG -1104 592 0
FLAG -368 400 5V
IOPIN -368 400 In
FLAG -1104 240 5V
IOPIN -1104 240 In
FLAG -1088 464 Bias
IOPIN -1088 464 In
FLAG -528 368 Bias
IOPIN -528 368 In
FLAG -608 -64 0
FLAG -224 -192 5V
IOPIN -224 -192 In
FLAG -304 -80 0
FLAG -368 -80 0
FLAG -32 304 0
FLAG -1360 608 0
FLAG -1360 256 5V
IOPIN -1360 256 In
SYMBOL AutoGenerated\\OPA855 -288 272 R0
SYMATTR InstName U1
SYMBOL voltage -864 -160 R0
SYMATTR InstName V1
SYMATTR Value 7.4
SYMBOL res -464 144 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R1
SYMATTR Value 100
SYMBOL res -320 144 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R2
SYMATTR Value 10k
SYMBOL voltage -672 288 R90
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 83 -120 VRight 2
SYMATTR Value SINE(0 10m 50Meg)
SYMATTR InstName V3
SYMBOL res -1120 352 R0
SYMATTR InstName R3
SYMATTR Value 10k
SYMATTR SpiceLine tol=0.1
SYMBOL res -1120 464 R0
SYMATTR InstName R5
SYMATTR Value 10k
SYMATTR SpiceLine tol=0.1
SYMBOL PowerProducts\\LT1117-5 -608 -192 R0
SYMATTR InstName U2
SYMBOL polcap -384 -176 R0
SYMATTR InstName C1
SYMATTR Value 10µ
SYMBOL polcap -320 -176 R0
SYMATTR InstName C2
SYMATTR Value 10µ
SYMBOL res -48 240 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R4
SYMATTR Value 100k
SYMBOL res -1376 368 R0
SYMATTR InstName R6
SYMATTR Value 10k
SYMATTR SpiceLine tol=0.1
SYMBOL res -1376 480 R0
SYMATTR InstName R7
SYMATTR Value 10k
SYMATTR SpiceLine tol=0.1
TEXT -616 552 Left 2 !.tran 200n

File diff suppressed because it is too large Load Diff

View File

@ -1,12 +1,14 @@
{
"board": {
"active_layer": 0,
"active_layer_preset": "All Layers",
"active_layer_preset": "",
"auto_track_width": true,
"hidden_netclasses": [],
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"images": 0.6,
"pads": 1.0,
"tracks": 1.0,
"vias": 1.0,
@ -66,7 +68,7 @@
"zone_display_mode": 0
},
"meta": {
"filename": "OPA855_breakout.kicad_prl",
"filename": "OPA855_Breakout_board.kicad_prl",
"version": 3
},
"project": {

View File

@ -1,5 +1,6 @@
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {
"board_outline_line_width": 0.09999999999999999,
@ -33,14 +34,14 @@
"other_text_thickness": 0.15,
"other_text_upright": false,
"pads": {
"drill": 0.762,
"height": 1.524,
"width": 1.524
"drill": 3.2,
"height": 3.2,
"width": 3.2
},
"silk_line_width": 0.15,
"silk_text_italic": false,
"silk_text_size_h": 1.0,
"silk_text_size_v": 1.0,
"silk_text_size_h": 0.15,
"silk_text_size_v": 0.15,
"silk_text_thickness": 0.15,
"silk_text_upright": false,
"zones": {
@ -53,6 +54,11 @@
"gap": 0.0,
"via_gap": 0.0,
"width": 0.0
},
{
"gap": 0.3,
"via_gap": 0.5,
"width": 0.3
}
],
"drc_exclusions": [],
@ -62,32 +68,43 @@
"rule_severities": {
"annular_width": "error",
"clearance": "error",
"connection_width": "warning",
"copper_edge_clearance": "error",
"copper_sliver": "warning",
"courtyards_overlap": "error",
"diff_pair_gap_out_of_range": "error",
"diff_pair_uncoupled_length_too_long": "error",
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint_type_mismatch": "error",
"footprint": "error",
"footprint_type_mismatch": "ignore",
"hole_clearance": "error",
"hole_near_hole": "error",
"invalid_outline": "error",
"isolated_copper": "warning",
"item_on_disabled_layer": "error",
"items_not_allowed": "error",
"length_out_of_range": "error",
"lib_footprint_issues": "warning",
"lib_footprint_mismatch": "warning",
"malformed_courtyard": "error",
"microvia_drill_out_of_range": "error",
"missing_courtyard": "ignore",
"missing_footprint": "warning",
"net_conflict": "warning",
"npth_inside_courtyard": "ignore",
"padstack": "error",
"padstack": "warning",
"pth_inside_courtyard": "ignore",
"shorting_items": "error",
"silk_edge_clearance": "warning",
"silk_over_copper": "warning",
"silk_overlap": "warning",
"skew_out_of_range": "error",
"solder_mask_bridge": "error",
"starved_thermal": "error",
"text_height": "warning",
"text_thickness": "warning",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_dangling": "warning",
@ -96,30 +113,75 @@
"unconnected_items": "error",
"unresolved_variable": "error",
"via_dangling": "warning",
"zone_has_empty_net": "error",
"zones_intersect": "error"
},
"rules": {
"allow_blind_buried_vias": false,
"allow_microvias": true,
"allow_microvias": false,
"max_error": 0.005,
"min_clearance": 0.0,
"min_clearance": 0.127,
"min_connection": 0.0,
"min_copper_edge_clearance": 0.0,
"min_hole_clearance": 0.25,
"min_hole_clearance": 0.254,
"min_hole_to_hole": 0.25,
"min_microvia_diameter": 0.19999999999999998,
"min_microvia_drill": 0.09999999999999999,
"min_resolved_spokes": 2,
"min_silk_clearance": 0.0,
"min_text_height": 0.7999999999999999,
"min_text_thickness": 0.08,
"min_through_hole_diameter": 0.3,
"min_track_width": 0.19999999999999998,
"min_via_annular_width": 0.049999999999999996,
"min_track_width": 0.127,
"min_via_annular_width": 0.13,
"min_via_diameter": 0.39999999999999997,
"solder_mask_clearance": 0.0,
"solder_mask_min_width": 0.0,
"solder_mask_to_copper_clearance": 0.0,
"use_height_for_length_calcs": true
},
"teardrop_options": [
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 5,
"td_on_pad_in_zone": false,
"td_onpadsmd": true,
"td_onroundshapesonly": false,
"td_ontrackend": false,
"td_onviapad": true
}
],
"teardrop_parameters": [
{
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_target_name": "td_round_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_target_name": "td_rect_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_target_name": "td_track_end",
"td_width_to_size_filter_ratio": 0.9
}
],
"track_widths": [
0.0,
0.25,
0.3,
0.5
],
@ -127,12 +189,17 @@
{
"diameter": 0.0,
"drill": 0.0
},
{
"diameter": 0.7,
"drill": 0.3
}
],
"zones_allow_external_fillets": false,
"zones_use_no_outline": true
},
"layer_presets": []
"layer_presets": [],
"viewports": []
},
"boards": [],
"cvpcb": {
@ -334,8 +401,8 @@
"no_connect_dangling": "warning",
"pin_not_connected": "error",
"pin_not_driven": "error",
"pin_to_pin": "warning",
"power_pin_not_driven": "ignore",
"pin_to_pin": "error",
"power_pin_not_driven": "error",
"similar_labels": "warning",
"unannotated": "error",
"unit_value_mismatch": "error",
@ -348,13 +415,13 @@
"pinned_symbol_libs": []
},
"meta": {
"filename": "OPA855_breakout.kicad_pro",
"filename": "OPA855_Breakout_board.kicad_pro",
"version": 1
},
"net_settings": {
"classes": [
{
"bus_width": 12.0,
"bus_width": 12,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
@ -368,13 +435,15 @@
"track_width": 0.25,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 6.0
"wire_width": 6
}
],
"meta": {
"version": 2
"version": 3
},
"net_colors": null
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": []
},
"pcbnew": {
"last_paths": {
@ -390,6 +459,8 @@
"schematic": {
"annotate_start_num": 0,
"drawing": {
"dashed_lines_dash_length_ratio": 12.0,
"dashed_lines_gap_length_ratio": 3.0,
"default_line_thickness": 6.0,
"default_text_size": 50.0,
"field_names": [],
@ -421,13 +492,17 @@
"page_layout_descr_file": "",
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_current_sheet_as_root": false,
"spice_external_command": "spice \"%I\"",
"spice_model_current_sheet_as_root": true,
"spice_save_all_currents": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
},
"sheets": [
[
"481d76bf-c63a-46d4-835e-8b773438c533",
"13c04d06-9cc9-4c51-b6c3-618f34071f00",
""
]
],

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

View File

@ -1,5 +0,0 @@
(kicad_sch (version 20211123) (generator eeschema)
(paper "A4")
(lib_symbols)
(symbol_instances)
)

File diff suppressed because one or more lines are too long

File diff suppressed because it is too large Load Diff