kabhijit
/
EmbeddedLab2023
1
0
Fork 0
Code Pull Requests Releases 1 Activity

Compare commits

base: kabhijit:master
Branches Tags
kabhijit:master
kabhijit:GPIO_ISR_Debug
kabhijit:dev
kabhijit:GPIO-ISR-Testing
..
compare: kabhijit:GPIO-ISR-Testing
Branches Tags
kabhijit:master
kabhijit:GPIO_ISR_Debug
kabhijit:dev
kabhijit:GPIO-ISR-Testing

No commits in common. "master" and "GPIO-ISR-Testing" have entirely different histories.
master ... GPIO-ISR-T

1 changed files with 3 additions and 19 deletions
Show Stats Expand all files Collapse all files

22
GPIO_Interrupts/main.c
View File

@ -26,20 +26,8 @@ int main(void)
void SW2_Handler(void)
{
//GPIO_PORTF_ICR_R = 0x11;
if(GPIO_PORTF_MIS_R & 0x01)
{
//PIN0 (SW2) pressed
GPIO_PORTF_DATA_R |= 0x8;
}
else if (GPIO_PORTF_MIS_R & 0x10)
{
GPIO_PORTF_DATA_R &= ~0x8;
}
GPIO_PORTF_ICR_R = 0x11;
__asm(" nop");
GPIO_PORTF_DATA_R ^= 0x8;
GPIO_PORTF_ICR_R = 0xff;
}
@ -70,10 +58,6 @@ void GPIO_PORTF_Init(void)
//Need to enable interrupt on SW1
SYSCTL_RCGC2_R |= SYSCTL_RCGC2_GPIOF;
GPIO_PORTF_LOCK_R = 0x4C4F434B; /* unlock commit register */
GPIO_PORTF_CR_R = 0xFF; /* make PORTF0 configurable */
GPIO_PORTF_DEN_R = 0x1F;
GPIO_PORTF_PUR_R = 0x11;
GPIO_PORTF_DIR_R = 0x0E;
@ -96,7 +80,7 @@ void GPIO_PORTF_Init(void)
GPIO_PORTF_ICR_R = 0xff;
//GPIOIM -- Interrupt Mask --> 1 for unmasked (enabled)--> 0x01
GPIO_PORTF_IM_R = 0x11;
GPIO_PORTF_IM_R = 0x10;
//GPIORIS -- Raw Int Status
//GPIOMIS -- Masked Int Status