Lab8/main.c

7 lines
144 B
C
Raw Normal View History

2024-10-28 16:55:07 +05:30
int main(void)
{
SYSCTL_RCGCUART_R |= 0x80; // Enable clock to UART7
SYSCTL_RCGCGPIO_R |= 0x10; // Enable port E for uart 7
}