.. |
RnD_6th_sem-2022-12-10_022326.zip
|
Initial commit
|
2023-01-14 01:19:32 +05:30 |
RnD_6th_sem-2022-12-10_023023.zip
|
Initial commit
|
2023-01-14 01:19:32 +05:30 |
RnD_6th_sem-2022-12-20_235357.zip
|
Initial commit
|
2023-01-14 01:19:32 +05:30 |
RnD_6th_sem-2023-01-13_105855.zip
|
Initial commit
|
2023-01-14 01:19:32 +05:30 |
RnD_6th_sem-2023-01-14_010726.zip
|
Initial commit
|
2023-01-14 01:19:32 +05:30 |
RnD_6th_sem-2023-01-14_012011.zip
|
updated schema
|
2023-01-14 01:21:12 +05:30 |
RnD_6th_sem-2023-01-16_012403.zip
|
added few components
|
2023-01-16 12:49:30 +05:30 |
RnD_6th_sem-2023-01-16_114617.zip
|
added few components
|
2023-01-16 12:49:30 +05:30 |
RnD_6th_sem-2023-01-16_124813.zip
|
added few components
|
2023-01-16 12:49:30 +05:30 |
RnD_6th_sem-2023-01-16_172407.zip
|
PCB layout work started
|
2023-01-17 09:48:27 +05:30 |
RnD_6th_sem-2023-01-16_175700.zip
|
PCB layout work started
|
2023-01-17 09:48:27 +05:30 |
RnD_6th_sem-2023-01-17_172010.zip
|
added current sense resistors
|
2023-01-17 23:53:21 +05:30 |
RnD_6th_sem-2023-01-17_173010.zip
|
added current sense resistors
|
2023-01-17 23:53:21 +05:30 |
RnD_6th_sem-2023-01-17_201508.zip
|
added current sense resistors
|
2023-01-17 23:53:21 +05:30 |
RnD_6th_sem-2023-01-17_233734.zip
|
added current sense resistors
|
2023-01-17 23:53:21 +05:30 |
RnD_6th_sem-2023-01-17_234735.zip
|
added current sense resistors
|
2023-01-17 23:53:21 +05:30 |
RnD_6th_sem-2023-01-17_235247.zip
|
added current sense resistors
|
2023-01-17 23:53:21 +05:30 |